scispace - formally typeset
D

Didier Salle

Researcher at Freescale Semiconductor

Publications -  25
Citations -  198

Didier Salle is an academic researcher from Freescale Semiconductor. The author has contributed to research in topics: Signal & Phase-locked loop. The author has an hindex of 6, co-authored 23 publications receiving 190 citations.

Papers
More filters
Patent

Integrated circuit comprising frequency generation circuitry for controlling a frequency source

TL;DR: In this paper, an integrated circuit comprises frequency generation circuitry for controlling a frequency source for an automotive radar system, which comprises a Phase Locked Loop (PLL) arranged to generate a control signal for controlling the frequency source, a fractional-N divider located within a feedback loop of the PLL, and frequency pattern control logic operably coupled to the fractional N divider.
Proceedings Article

A fully integrated 77GHz FMCW radar transmitter using a fractional-N frequency synthesizer

TL;DR: A single chip transmitter for automotive FMCW radar application is implemented in 0.18um SiGe BiCMOS technology.
Proceedings ArticleDOI

SiGe technology and circuits for automotive radar applications

TL;DR: Technology requirements for the radar design are discussed and examples of receiver and transmitter circuit implementations are presented to show the importance of low-cost silicon technology for radar design.
Patent

XOR phase detector, phase-locked loop, and method of operating a PLL

TL;DR: In this article, a level shifter was proposed for phase-locked loop PLLs, which is connected between low and high voltage providers and has a high level and a low level.
Patent

Digital synthesizer, communication unit and method therefor

TL;DR: In this paper, the authors propose to calculate and apply a gain offset dependent upon the selected gain that is adapted when the selected loss is changed, and apply the offset to the original loss.