The importance of reducing processor-memory bandwidth is recognized in two distinct situations: single board computer systems and microprocessors of the future. Cache memory is investigated as a way to reduce the memory-processor traffic. We show that traditional caches which depend heavily on spatial locality (look-ahead) for their performance are inappropriate in these environments because they generate large bursts of bus traffic. A cache exploiting primarily temporal locality (look-behind) is then proposed and demonstrated to be effective in an environment where process switches are infrequent. We argue that such an environment is possible if the traffic to backing store is small enough that many processors can share a common memory and if the cache data consistency problem is solved. We demonstrate that such a cache can indeed reduce traffic to memory greatly, and introduce an elegant solution to the cache coherency problem.

/pdf/using-cache-memory-to-reduce-processor-memory-traffic-3v4a2oyi62.pdf

Using cache memory to reduce processor-memory traffic

The importance of reducing processormemory bandwidth is recognized in two distinct situations: single board computer systems and microprocessors of the future. Cache memory is investigated as a way to reduce the memory-processor traffic. We show that traditional caches which depend heavily on spatial locality (look-ahead) for their performance are inappropriate in these environments because they generate large bursts of bus traffic. A cache exploiting primarily temporal locality (look-behind) is then propostd and demonstrated to be effective in an environment where process switches are Infrequent. We argue that such an environment is possible if the traffic to backing store is small enough that many processors can share a common memory and if the cache data consistency pmblem is solved. We demonstrate that such a cache can indeed reduce traffic to memory greatly, and introduce ?.Ielegant solution to the cache coherency problem.

Retrospective: using cache memory to reduce processor-memory traffic

Designing high performance instruction caches in VLSI

A growth path for current microprocessors is suggested which includes bus enhancements and cache memories. The implications are examined, and several differences from the mainframe world are pointed out.

Donald C. Lindsay

Papers

Cache memory for microprocessors