G
Gert Dipl Ing Belsemeyer
Publications - 1
Citations - 4
Gert Dipl Ing Belsemeyer is an academic researcher. The author has contributed to research in topics: Digital clock manager & CPU multiplier. The author has an hindex of 1, co-authored 1 publications receiving 4 citations.
Papers
More filters
Patent
Exchange for a meshed telecommunications network
Guenter Dipl Ing Bierlein,Ralf Dipl Phys Kraemer,Gert Dipl Ing Belsemeyer,Peter Dipl Ing Endress +3 more
TL;DR: In this article, a clock recovery unit with two outputs is provided in the exchange for each other exchange connected to it, which clock recovers at a first output a clock signal regenerated from received data and, in the event of a non-regenerable clock signal, a clock failure signal at a second output; each output can be supplied via a switching means to the clock source, the switching means being controllable by a priority discriminator.