scispace - formally typeset
Search or ask a question

Showing papers by "Gregory D. Peterson published in 1996"


Proceedings ArticleDOI
20 May 1996
TL;DR: A massively parallel 3D renderer which will be capable of updating 500,000 3-D triangles per second with shading, lighting, transparency, texture mapping, and hidden surface removal is developed.
Abstract: The goal of advanced cockpit display systems is to present large amounts of information quickly and in an understandable format, enabling the aviator to improve mission performance. Wright Laboratory is developing a program to dramatically improve current display systems. Current front-line cockpit display systems utilize low-resolution analog video to present two dimensional (2-D) images on many separate displays. The future cockpit will be capable of integrating large picture digital video with three dimensional (3-D) and 2-D color images. This system will be capable of rendering icons, maps, and world-views. It will be compatible with head mounted displays and multiple large displays to improve war-planning and combat aviator situational awareness. We are developing a massively parallel 3D renderer which will be capable of updating 500,000 3-D triangles per second with shading, lighting, transparency, texture mapping, and hidden surface removal. The renderer design, based on a University of North Carolina pixel planes design, employs a massively parallel architecture. The rendering system will be small enough to fit on one board, extensible to dual-seat configuration, and capable of up to eight windows per display channel.

51 citations


Journal ArticleDOI
TL;DR: An analytic performance modelling methodology for synchronous iterative algorithms executing on networked workstations that includes the effects of application load, background load, and processor heterogeneity is developed and validated.
Abstract: The utilization of networked, shared, heterogeneous workstations as an inexpensive parallel computational platform is an appealing idea. However, most performance models for parallel computation are oriented towards the use of tightly-coupled, dedicated, homogeneous processors. We develop and validate an analytic performance modelling methodology for synchronous iterative algorithms executing on networked workstations. The model includes the effects of application load, background load, and processor heterogeneity. We use two applications, nonlinear optimization and discrete-event simulation, to validate the model. Various policies for the use of the workstations are considered and the optimal (or near-optimal) scheduling found. The performance modelling methodology provides significant help in addressing scheduling and similar issues in a shared resource environment.

20 citations


Proceedings ArticleDOI
TL;DR: This paper describes the top-level design approach, simulation and tradeoff studies, as well as the resulting architectural concepts for the cockpit display generator (CDG) processing system, implemented as a software 'prototype' using VHDL performance and functional models.
Abstract: Under the sponsorship of Wright Laboratory (contract F33615-92-C-3802), Honeywell has been involved in the definition of next-generation display processors. This paper describes the top-level design approach, simulation and tradeoff studies, as well as the resulting architectural concepts for the cockpit display generator (CDG) processing system. The CDG architecture provides the graphical and video processing power needed to drive future high- resolution display devices and to generate advanced display formats for improved pilot situation awareness. The foremost objective of the CDG design is to achieve super-graphics workstation performance in a form factor suitable for avionics applications. The CDG design provides multichannel, high-performance 2-D and 3-D graphics and real-time video manipulation. Requirements for the CDG have been defined by the needs of Panoramic Cockpit Control and Display System (PCCADS) 2000 cockpits. Most notable are requirements for low-volume, low-power, real-time performance and tolerance for harsh environmental conditions. These goals have been realized by combining customized graphics pipelines with standard processing elements. The CDG design has been implemented as a software 'prototype' using VHDL performance and functional models. This novel design approach allows architectural tradeoffs to be made within the context of a standard design language, VHDL. Simulations have been developed to specify and evaluate particular system performance and functional and design aspects.© (1996) COPYRIGHT SPIE--The International Society for Optical Engineering. Downloading of the abstract is permitted for personal use only.

2 citations