H
H.-F. Jyu
Researcher at Princeton University
Publications - 1
Citations - 20
H.-F. Jyu is an academic researcher from Princeton University. The author has contributed to research in topics: Logic gate & Electronic circuit. The author has an hindex of 1, co-authored 1 publications receiving 20 citations.
Papers
More filters
Proceedings ArticleDOI
Statistical timing optimization of combinational logic circuits
H.-F. Jyu,Sharad Malik +1 more
TL;DR: This work develops methods to improve the statistical timing behavior of a combinational logic circuit, given probability distributions for the gate and wire delays, using a statistical timing analysis technique developed earlier to drive timing optimization in the right direction.