J
Jahagirdar Sanjeev
Researcher at Intel
Publications - 5
Citations - 111
Jahagirdar Sanjeev is an academic researcher from Intel. The author has contributed to research in topics: Power budget & Dynamic random-access memory. The author has an hindex of 1, co-authored 5 publications receiving 111 citations.
Papers
More filters
Patent
Method and system for optimizing latency of dynamic memory sizing
TL;DR: In this article, a system and a method for optimizing the latency of dynamic memory sizing is described, where the operating requirements can reflect the amount of memory required to perform commensurate operations.
Patent
Power savings for neural network architecture with zero activations during inference
TL;DR: In this paper, a neural network architecture with zero activations during inference is presented, where an apparatus is used to compare outputs for the neural network to the metadata values and to write an output to memory only if the output is non-zero.
Patent
Resource load balancing based on usage and power limits
Jahagirdar Sanjeev,Koker Altug,Harel Yoav,Brand Kenneth,Gurram Chandra,Finley Eric,Borole Bhushan,Nava Rodriguez Carlos +7 more
TL;DR: In this paper, the authors present a resource load balancing logic that allows a processor to operate at a first frequency and a second resource at a second frequency, in response to a determination that operation of the processor is different than the power budget.
Patent
Dynamic power budget allocation in multi-processor system
TL;DR: In this article, a power budget allocation in a multi-processor system is described, where power consumption by a plurality of processor units is limited by a global power budget, and a power control component is used to monitor power utilization of each of the processor units.