scispace - formally typeset
J

Jarmo Takala

Researcher at Tampere University of Technology

Publications -  307
Citations -  3642

Jarmo Takala is an academic researcher from Tampere University of Technology. The author has contributed to research in topics: Transport triggered architecture & Very long instruction word. The author has an hindex of 27, co-authored 306 publications receiving 3341 citations. Previous affiliations of Jarmo Takala include University of Oulu & Nokia.

Papers
More filters
Book

Handbook of Signal Processing Systems

TL;DR: This handbook motivates representative applications that drive and apply state-of-the art methods for design and implementation of signal processing systems and describes models of computation and their associated design tools and methodologies.
Journal ArticleDOI

User-level reliability monitoring in urban personal satellite-navigation

TL;DR: In this article, reliability testing, reliability enhancement, and quality control for global navigation satellite system (GNSS) positioning are discussed, including rejection of possible outliers, and the use of a robust estimator, namely a modified Danish method.
Journal ArticleDOI

Binary Adders on Quantum-Dot Cellular Automata

TL;DR: This article describes the design of adder units on quantum-dot cellular automata (QCA) nanotechnology, which promises very dense circuits and high operating frequencies, using a single homogeneous layer of the basic cells, and shows that the wiring overhead of the arithmetic circuits on QCA grows with square-law dependence on the operand word length.
Journal ArticleDOI

pocl: A Performance-Portable OpenCL Implementation

TL;DR: The proposed open source implementation of OpenCL is also platform portable, enabling OpenCL on a wide range of architectures, both already commercialized and on those that are still under research.
Proceedings ArticleDOI

OpenCL-based design methodology for application-specific processors

TL;DR: The case shows that the use of OpenCL allows producing scalable application-specific processor designs and makes it possible to gradually reach the performance of hand-tailored RTL designs by exploiting the OpenCL extension mechanism to access custom hardware operations of varying complexity.