J
John A. Landry
Researcher at Hewlett-Packard
Publications - 29
Citations - 419
John A. Landry is an academic researcher from Hewlett-Packard. The author has contributed to research in topics: Programmable Interrupt Controller & Interrupt. The author has an hindex of 9, co-authored 29 publications receiving 419 citations. Previous affiliations of John A. Landry include Miles College.
Papers
More filters
Patent
Daisy-chained serial shift register for determining configuration of removable circuit boards in a computer system
TL;DR: In this paper, an apparatus for determining system configuration in a computer system using only one 8-bit data port is described, where the signals are stored in serial out shift registers associated with each board that are daisy chained together.
Patent
Arrangement of DMA, interrupt and timer functions to implement symmetrical processing in a multiprocessor computer system
TL;DR: In this paper, a distributed peripheral, including a programmable interrupt controller, multiprocessor interrupt logic, nonmaskable interrupt logic and local DMA logic and timer functions, is provided locally for each CPU.
Patent
Serial bus diagnostic port of a digital system
John A. Landry,William W. Diehl +1 more
TL;DR: A serial bus diagnostic port can be implemented in a variety of wired or wireless implementations such as, for example, an I.E. 1394 diagnostic port, an Ethernet diagnostic port or a wireless Internet diagnostic port as mentioned in this paper.
Patent
Methods and devices for updating firmware of a component using a firmware update application
TL;DR: In this article, a method for updating firmware of a hardware component included in a computing device is described, where the method may store an executable firmware update for the hardware component on a machine-readable storage medium and then initiate a firmware update application by a firmware-to-operating system (OS) interface upon boot-up of the computing device.
Patent
Apparatus for strictly ordered input/output operations for interrupt system integrity
TL;DR: In this paper, the authors present a method and apparatus which maintains strict ordering of processor cycles to guarantee that a processor write, such as an EOI instruction, is not executed to the interrupt controller.