K
Karam S. Chatha
Researcher at Arizona State University
Publications - 60
Citations - 2053
Karam S. Chatha is an academic researcher from Arizona State University. The author has contributed to research in topics: Network on a chip & Router. The author has an hindex of 21, co-authored 60 publications receiving 2015 citations.
Papers
More filters
Journal ArticleDOI
Linear-programming-based techniques for synthesis of network-on-chip architectures
TL;DR: Novel linear programming based techniques for synthesis of custom NoC architectures that minimize power as the primary goal, and minimize the number of routers (area) as a secondary goal are presented.
Proceedings ArticleDOI
A power and performance model for network-on-chip architectures
TL;DR: A VHDL based cycle accurate register transfer level model is presented for evaluating the latency, throughput, dynamic, and leakage power consumption of NoC based interconnection architectures.
Proceedings ArticleDOI
Approximation algorithm for the temperature-aware scheduling problem
Sushu Zhang,Karam S. Chatha +1 more
TL;DR: It is proved that the problem of performance optimization for a set of periodic tasks with discrete voltage/frequency states under thermal constraints is NP-hard, and a pseudo-polynomial optimal algorithm and a fully polynomial time approximation technique (FPTAS) are presented.
Proceedings ArticleDOI
A technique for low energy mapping and routing in network-on-chip architectures
TL;DR: A novel automated design technique that solves the mesh based NoC design problem with an objective of minimizing the communication energy and is proven that the complexity of the technique is lower than that of NMAP.
Proceedings ArticleDOI
An automated technique for topology and route generation of application specific on-chip interconnection networks
TL;DR: A novel three phase technique that generates a performance aware layout of the system-on-chip SoC, maps the cores of the SoC to routers, and generates a unique route for every trace that satisfies the performance and architectural constraints is presented.