L
Lasserre Serge
Researcher at Texas Instruments
Publications - 18
Citations - 228
Lasserre Serge is an academic researcher from Texas Instruments. The author has contributed to research in topics: Object (computer science) & Garbage collection. The author has an hindex of 7, co-authored 18 publications receiving 228 citations.
Papers
More filters
Patent
Multiple microprocessors with a shared cache
TL;DR: In this article, a shared L2 cache architecture with 4-way associativity, four segments per entry and four valid and dirty bits is presented, and a shared translation look-aside buffer (TLB) is provided for L2 accesses, while a private TLB associated with each processor.
Patent
Dynamically changing the semantic of an instruction
Chauvel Gerard,Lasserre Serge,Dominique D'Inverno,Kuusela Maija,Cabillic Gilbert,Jean-Philippe Lesot,Banatre Michel,Jean-Paul Routeau,Majoul Salam,Frederic Parain +9 more
TL;DR: In this paper, a technique comprises receiving an instruction and dynamically changing the instruction's semantic based on programmable information that is separate from the instruction, which may include the inclusion of monitoring code that determines a performance characteristic associated with the instruction or a change in the instruction operation.
Patent
Cache with multiple fill modes
TL;DR: In this article, the data array associated with the RAM set can be filled on a line-by-line basis, as lines are requested by the processing core, or on a set-fill basis, when the starting address is loaded into the register (32).
Patent
Digital signal processor with direct and virtual addressing
TL;DR: In this paper, a DSP (10) accesses internal memory using physical addresses and has a internal MMU (19) which allows the DSP to work with a large virtual address space mapped to an external memory.
Patent
Fast hardware looping mechanism for cache cleaning and flushing of cache entries corresponding to a qualifier field
Lasserre Serge,Chauvel Gerard +1 more
TL;DR: In this paper, a shared L2 cache architecture is embodied with 4-way associativity with corresponding tag arrays (502 n )), four segments per entry and four valid and dirty bits, each qualifier value specifies a usage characteristic of data stored in an associated data line of the cache.