scispace - formally typeset
M

Marek Tudruj

Researcher at Polish Academy of Sciences

Publications -  127
Citations -  598

Marek Tudruj is an academic researcher from Polish Academy of Sciences. The author has contributed to research in topics: Shared memory & Load balancing (computing). The author has an hindex of 12, co-authored 127 publications receiving 581 citations. Previous affiliations of Marek Tudruj include Polish-Japanese Academy of Information Technology.

Papers
More filters
Journal ArticleDOI

Extremal Optimization applied to load balancing in execution of distributed programs

TL;DR: A load balancing algorithm for clusters of multicore processors is presented and discussed and the algorithm is compared against a greedy fully deterministic approach, a genetic algorithm and an EO-based algorithm with random placement of migrated tasks.
Proceedings ArticleDOI

Communication on the fly and program execution control in a system of dynamically configurable SMP clusters

TL;DR: New architectural solutions for parallel systems built of bus-based shared memory processor clusters are presented and new graph representation of programs is introduced, which enables modeling of functioning of data caches, memories, bus arbiters, processor switching between clusters and parallel reads of data on the fly.
Book ChapterDOI

Graphical Design of Parallel Programs with Control Based on Global Application States Using an Extended P-Grade System

TL;DR: An extension of the graphical parallel program design system P-GRADE towards specification of program execution control based on global application state monitoring is presented and implementation of a parallel program of Traveling Salesman Problem solved by branch-and-bound (B&B) method is described to illustrate properties of the new system.
Proceedings ArticleDOI

Dynamic SMP clusters with communication on the fly in NoC technology for very fine grain computations

TL;DR: Simulation results of symbolic execution of program graphs of matrix multiplication show suitability of the proposed architecture for very fine grain parallel computations.