P
Peng-Fei Chuang
Researcher at Intel
Publications - 4
Citations - 115
Peng-Fei Chuang is an academic researcher from Intel. The author has contributed to research in topics: Cache & Instruction prefetch. The author has an hindex of 3, co-authored 4 publications receiving 97 citations.
Papers
More filters
Proceedings ArticleDOI
Sandbox Prefetching: Safe run-time evaluation of aggressive prefetchers
Seth H. Pugsley,Zeshan A. Chishti,Christopher B. Wilkerson,Peng-Fei Chuang,Robert L. Scott,Aamer Jaleel,Shih-Lien Lu,Kingsum Chow,Rajeev Balasubramonian +8 more
TL;DR: This work proposes a new mechanism to determine at run-time the appropriate prefetching mechanism for the currently executing program, called Sandbox Prefetching, which combines the ideas of global pattern confirmation and immediatePrefetching action to achieve high performance.
Patent
Instruction and Logic for Run-time Evaluation of Multiple Prefetchers
Zeshan A. Chishti,Christopher B. Wilkerson,Seth H. Pugsley,Peng-Fei Chuang,Robert L. Scott,Aamer Jaleel,Shih-Lien Lu,Kingsum Chow +7 more
TL;DR: In this article, a prefetcher algorithm selection module includes logic to select a candidate prefetchers algorithm determine and store memory addresses of predicted memory accesses when performed by the prefeterer module, determine cache lines accessed during memory operations, and evaluate whether the determined cache lines match the stored memory addresses.
Patent
Identification of software phases using machine learning
TL;DR: In this article, an unsupervised clustering algorithm such as K-means clustering is used to partition the performance data into a number of clusters and apply a classification algorithm to each cluster model, and select the cluster model with the lowest misclassification rate.
Patent
Constraining prefetch requests to a processor socket
Seth H. Pugsley,Robert L. Scott,Zeshan A. Chishti,Peng-Fei Chuang,Khun Ban,Christopher B. Wilkerson,Shih-Lien Lu,Kingsum Chow +7 more
TL;DR: In this paper, the first cache control logic may be configured to generate a first prefetch request to prefetch first data, where this request is to be aborted if the first data is not present in a second cache memory coupled to first cache memory.