R
Rajeev Murgai
Researcher at Fujitsu
Publications - 62
Citations - 1396
Rajeev Murgai is an academic researcher from Fujitsu. The author has contributed to research in topics: Logic synthesis & Logic optimization. The author has an hindex of 18, co-authored 62 publications receiving 1388 citations. Previous affiliations of Rajeev Murgai include University of California, Berkeley.
Papers
More filters
Proceedings ArticleDOI
Logic synthesis for programmable gate arrays
Rajeev Murgai,Yoshihito Nishizaki,Narendra Shenoy,Robert K. Brayton,Alberto Sangiovanni-Vincentelli +4 more
TL;DR: The problem of combinational logic synthesis is addressed for two interesting and popular classes of programmable gate array architectures: table-look-up and multiplexor-based.
Proceedings ArticleDOI
Improved logic synthesis algorithms for table look up architectures
TL;DR: The authors address the problem of synthesis for a popular class of programmable gate array architecture-the table look-up architectures that use lookup table memories to implement logic functions.
Proceedings ArticleDOI
Performance directed synthesis for table look up programmable gate arrays
TL;DR: The authors propose a two-phase approach: the first phase involves delay optimizations during logic synthesis before placement, while the second uses logic resynthesis in the case of a timing-driven placement technique.
Proceedings ArticleDOI
On clustering for minimum delay/ara
TL;DR: The authors address the problem of clustering a circuit for minimizing its delay, subject to capacity constraints on the clusters, and present an algorithm for combinational circuits and give sufficient conditions under which it is optimum.
Patent
Crosstalk-aware timing analysis
TL;DR: In this article, a method for crosstalk-aware timing analysis includes accessing a design of a circuit and identifying critical paths in the design and computing timing windows of the potential aggressor interconnects and computing a first timing of each cell and each victim interconnect on each critical path.