R
Robert B. Johnson
Researcher at Honeywell
Publications - 33
Citations - 640
Robert B. Johnson is an academic researcher from Honeywell. The author has contributed to research in topics: Memory address & Physical address. The author has an hindex of 16, co-authored 33 publications receiving 640 citations.
Papers
More filters
Patent
Sequential chip select decode apparatus and method
TL;DR: In this article, a memory subsystem which couples to a multiword bus for processing memory requests received therefrom includes at least a pair of independently addressable dynamic memory module units, each memory unit includes a number of rows of random access memory (RAM) chips.
Patent
Identification apparatus for use in a controller to facilitate the diagnosis of faults
TL;DR: A data processing system includes a main memory system which couples in common with a central processing unit to a bus for transfer of data between the data processing unit and memory system as discussed by the authors.
Patent
Memory system with automatic memory configuration
TL;DR: A memory system includes a plurality of memory controllers which connect to a common bus as mentioned in this paper, each memory controller includes reconfiguration apparatus which enables the controller when faulty to be switched off line and another controller to be substituted in its place so as to maintain system memory contiguous.
Patent
Memory controller with queue control apparatus
TL;DR: In this article, a memory controller couples to a bus and controls a number of memory module units or memory modules, including queue timing and control apparatus which couples to the modules and to queue circuits for minimizing conflicts between the types of requests and the internal operations required to be performed by the controller.
Patent
Memory identification apparatus and method
TL;DR: In this paper, a memory system includes at least one or more memory module boards identical in construction and a single computer board containing the control circuits for controlling memory operations, each board plugs into the main board and includes a memory section having a number of rows of memory chips and an identification section containing circuits for generating signals indicating the board density and the type of memory parts used in constructing the memory section.