T
Tero Rissa
Researcher at Nokia
Publications - 34
Citations - 287
Tero Rissa is an academic researcher from Nokia. The author has contributed to research in topics: Color filter array & Pixel connectivity. The author has an hindex of 10, co-authored 34 publications receiving 286 citations. Previous affiliations of Tero Rissa include Imperial College London & Tampere University of Technology.
Papers
More filters
Patent
Method and apparatus for performing an operation on a user interface object
TL;DR: In this article, the authors provided a method comprising dividing at least a part of a user interface object into a grid comprising multiple cells, associating an operation with a cell in the grid and in response to detecting an action on the cell performing the associated operation.
Patent
Method and apparatus for controlling a zoom function
Tero Rissa,Kaj Kristian Gronholm +1 more
TL;DR: In this article, an apparatus, method, and computer program product for receiving a first input, initiating a zoom function in response to the first input; receiving a second input during the zoom function, wherein the second input and first input are independent of each other.
Proceedings ArticleDOI
Evaluation of SystemC Modelling of Reconfigurable Embedded Systems
TL;DR: It is shown that simulation speed of pin and cycle accurate models can go up to 150 kHz, compared to the 100 Hz range of HDL simulation, and utilising techniques that temporarily compromise cycle accuracy, effective simulation speed can be obtained.
Patent
Color filters for sub-diffraction limit sensors
TL;DR: In this paper, an array of sub-diffraction limit-sized light receptors formed in a substrate having a light receiving surface is configured to output a scalar valued multi-bit element and to change state based on the absorption of at least one photon.
Proceedings ArticleDOI
System-level modelling and implementation technique for run-time reconfigurable systems
TL;DR: The developed technique provides management and scheduling of RTR tasks from system-level simulations to synthesizable VHDL descriptions, and allows designers to explore the tradeoffs between implementation of system partitions in software, static hardware, and RTR hardware.