T
Tito Gelsomini
Researcher at Texas Instruments
Publications - 19
Citations - 315
Tito Gelsomini is an academic researcher from Texas Instruments. The author has contributed to research in topics: Transistor & Integrated circuit. The author has an hindex of 9, co-authored 19 publications receiving 315 citations.
Papers
More filters
Patent
Cellular phone with scanning capability
TL;DR: In this paper, a cellular phone is provided with a media scanning capability, which enables image or text scanning, facsimile, text-to-speech conversion, and language translation.
Patent
Automatic deactivation/activation of cellular phones in restricted areas
TL;DR: In this paper, the authors describe means of controlling cell phone features or usage, such as ringer volume or camera activation and deactivation, using low-power Bluetooth, or similar data transmitter, local to the venue or area in which control of, for example, ringer volumes is desired.
Patent
Integrated circuit wireless tagging
TL;DR: In this article, a method of fabricating an information unit into an integrated circuit chip was proposed, which consists of forming an integrated unit into a semiconductor substrate using a plurality of process steps, concurrently forming an information units using a selection of said process steps so that said unit becomes integrated into said chip but remains electrically separate from said integrated circuit, and providing a data bank within said information unit; and encoding electronic data permanently into said data bank.
Patent
Memory array with an array reorganizer
Tito Gelsomini,Giuliano Imondi +1 more
TL;DR: In this article, a non-volatile memory device formed on a face of a semiconductor substrate which includes an array of electrically programmable read only memory cells, a Y address decoder coupled to said array and first and second sets of input/output lines coupled to the Y-address decoder is presented.
Patent
Modifying memory device organization in high density packages
TL;DR: In this paper, a high density memory module is described, comprising a first packaged integrated circuit memory device having therein a first electrically insulating carrier and a first conductive routing pattern integral with said first carrier, and at least a first semiconductor circuit chip.