T
Toshio Yamada
Researcher at Panasonic
Publications - 29
Citations - 655
Toshio Yamada is an academic researcher from Panasonic. The author has contributed to research in topics: Integrated circuit & Transistor. The author has an hindex of 15, co-authored 29 publications receiving 655 citations.
Papers
More filters
Patent
Semiconductor wafer package, method and apparatus for connecting testing IC terminals of semiconductor wafer and probe terminals, testing method of a semiconductor integrated circuit, probe card and its manufacturing method
Yoshirou Nakata,Toshio Yamada,Atsushi Fujiwara,Isao Miyanaga,Shin Hashimoto,Yukiharu Uraoka,Yasushi Okuda,Kenzou Hatada +7 more
TL;DR: In this article, a retainer board, holding a semiconductor wafer having a plurality of integrated circuit terminals for testing semiconductor chip, is provided in relation to a probe sheet.
Patent
Semiconductor testing apparatus, semiconductor testing circuit chip, and probe card
TL;DR: In this article, the authors proposed a semiconductor testing system consisting of a plurality of testing circuit chips, each having an exclusive function of testing a single item of one item of semiconductor integrated-circuit chips and a computer for collecting the test results.
Patent
Data transmission circuit, data line driving circuit, amplifying circuit, semiconductor integrated circuit, and semiconductor memory
Hisakazu Kotani,Hironori Akamatsu,Ichiro Nakao,Toshio Yamada,Akihiro Sawada,Hirohito Kikukawa,Masashi Agata,Shunichi Iwanari +7 more
TL;DR: In this paper, the amplitude of the differential signal transmitted through the pair of data lines is amplified to 2.5 V by an amplifying circuit and the resulting signal is then latched by a latch circuit.
Patent
Timing signal generation circuit
Toshio Yamada,Agata Masashi +1 more
TL;DR: A timing signal generation circuit according to the present invention includes: a delay circuit for transmitting an input clock signal while delaying the clock signal, a detection delay circuit having a plurality of intermediate taps capable of outputting the clock signals at their corresponding positions in the delay circuit, a sampling delay circuit with a sampling signal terminal, sampling signal terminals being connected to corresponding ones of the plurality of the intermediate taps of the detection delay circuits as discussed by the authors.
Patent
Seimiconductor memory device having sub bit lines
TL;DR: In this paper, a dynamic random access memory (DRAM) architecture is proposed, which includes a memory cell array, sense amplifiers disposed at both sides of the memory cell arrays, and sub bit lines coupled to the sense amplifier.