Y
Yasunari Kanzawa
Researcher at Synopsys
Publications - 5
Citations - 74
Yasunari Kanzawa is an academic researcher from Synopsys. The author has contributed to research in topics: Signal & Automatic test pattern generation. The author has an hindex of 4, co-authored 5 publications receiving 72 citations.
Papers
More filters
Proceedings ArticleDOI
Scalable adaptive scan (SAS)
TL;DR: A test access mechanism for Adaptive Scan that addresses the problem of reducing test data and test application time in a hierarchical and low pin count environment is discussed.
Patent
Method and apparatus for implementing a hierarchical design-for-test solution
TL;DR: In this article, a hierarchical design-for-test (DFT) logic is presented for implementing hierarchical DFT logic on a circuit, in which a first module can propagate a bit sequence from the sequential input signal to the DFT circuitry of a second module, such that the bit sequence can include a set of control signal values for controlling DFT, and can include compressed test vectors for testing the modules.
Patent
Implementing hierarchical design-for-test logic for modular circuit design
TL;DR: In this article, a hierarchical design-for-test (DFT) logic is presented for implementing hierarchical DFT logic on a circuit, in which a first module can propagate a bit sequence from the sequential input signal to the DFT circuitry of a second module, such that the bit sequence can include a set of control signal values for controlling DFT, and can include compressed test vectors for testing the modules.
Proceedings ArticleDOI
Proactive management of X's in scan chains for compression
TL;DR: An intelligent scan chain design for proactively managing the Xs in scan compression architectures is presented and it is shown that very high X-tolerance can be achieved using the proposed technique without any changes to ATPG or compressor architecture.
Patent
Method and apparatus for implementing hierarchical design-for-test (DFT) solution
TL;DR: In this paper, a hierarchical design-for-test (DFT) logic is presented for implementing hierarchical DFT logic on a circuit, in which a first module can propagate a bit sequence from the sequential input signal to the DFT circuitry of a second module, such that the bit sequence can include a set of control signal values for controlling DFT, and can include compressed test vectors for testing the modules.