Z
Zhixiang Chen
Researcher at Waseda University
Publications - 34
Citations - 292
Zhixiang Chen is an academic researcher from Waseda University. The author has contributed to research in topics: Low-density parity-check code & Decoding methods. The author has an hindex of 10, co-authored 34 publications receiving 277 citations.
Papers
More filters
Journal ArticleDOI
High-Throughput Power-Efficient VLSI Architecture of Fractional Motion Estimation for Ultra-HD HEVC Video Encoding
TL;DR: This work proposes a bilinear quarter pixel approximation, together with a search pattern based on it to reduce the complexity of interpolation and fractional search process, and achieves more than 52% improvement on power efficiency, relative to previous works in H.264.
Proceedings ArticleDOI
A 115mW 1Gbps QC-LDPC decoder ASIC for WiMAX in 65nm CMOS
TL;DR: Through utilizing the proposed fully parallel layered scheduling architecture, the decoder chip saves 22.2% memory bits and takes 24∼48 clock cycles per iteration for different code rates, in normalized comparison with the state-of-art publication.
Proceedings ArticleDOI
An early stopping criterion for decoding LDPC codes in WiMAX and WiFi standards
TL;DR: Simulation shows that the proposed early stopping criterion (SC) outperforms previous ones on decoding speed evaluated by average iteration number (AIN) with no bit error rate (BER) performance loss.
Proceedings ArticleDOI
High parallel variation Banyan network based permutation network for reconfigurable LDPC decoder
TL;DR: Through introducing the bypass network, the variation Banyan network (VBN) based permutation network architecture for the reconfigurable QC-LDPC decoders and give the control signal generating algorithm for cyclic shift is put forward.
Proceedings ArticleDOI
A macro-layer level fully parallel layered LDPC decoder SOC for IEEE 802.15.3c application
TL;DR: An ultra high-throughput LDPC decoder SOC to fulfill the requirement of IEEE 802.15.3c standard is proposed by implementing a macro-layer fully parallel architecture that takes only 4 clock cycles to finish one layered decoding iteration.