scispace - formally typeset
Search or ask a question

Showing papers in "IEEE Transactions on Circuits and Systems in 1996"


Journal Article
TL;DR: In this article, a simple three-dimensional autonomous circuit is considered as a chaotic sub-circuit, and various interesting synchronization phenomena of chaos, which are different types from the results reported before, are confirmed to be stable.
Abstract: In this brief, synchronization phenomena observed from simple chaotic circuits coupled by one resistor are investigated. A simple three-dimensional autonomous circuit is considered as a chaotic sub-circuit. By carrying out circuit experiments and computer calculations for two, three or four subcircuits case, various interesting synchronization phenomena of chaos, which are different types from the results reported before, are confirmed to be stably generated. Further, quasi-synchronization of asymmetric chaos are investigated with attention on the number of synchronization states.

32 citations




Journal Article
TL;DR: In this paper, a new family of logic gates for low energy computing using pulsed power CMOS logic is presented, which use the principles of adiabatic-switching and results show that in typical cases 90% of the energy can be recovered with operating frequency around 1 MHz.
Abstract: This paper presents a new family of logic gates for low energy computing using pulsed power CMOS logic. The logic gates use the principles of adiabatic-switching and results show that in typical cases 90% of the energy can be recovered with operating frequency around 1 MHz. Constant capacitance condition is enforced in our designs so that signals' energy can be efficiently recycled in the chip. We also present a detailed analysis and modeling of energy dissipation in adiabatic circuits. The models were experimentally validated using the circuit simulator SPICE. A simplified version of adiabatic logic with simplicity comparable to static CMOS circuits is also presented. For a 2/spl times/2 multiplier using this type of logic, 60% of energy can be saved over static CMOS case at 20 MHz and there is 35% less energy consumption at 100 MHz.

5 citations