Patent
Dual cache for independent prefetch and execution units
Reads0
Chats0
TLDR
In this article, a pipelined digital computer processor system is provided comprising an instruction prefetch unit (IPU,2) for prefetching instructions and an arithmetic logic processing unit (ALPU, 4) for executing instructions.Abstract:
A pipelined digital computer processor system (10, FIG. 1) is provided comprising an instruction prefetch unit (IPU,2) for prefetching instructions and an arithmetic logic processing unit (ALPU, 4) for executing instructions. The IPU (2) has associated with it a high speed instruction cache (6), and the ALPU (4) has associated with it a high speed operand cache (8). Each cache comprises a data store (84, 94, FIG. 3) for storing frequently accessed data, and a tag store (82, 92, FIG. 3) for indicating which main memory locations are contained in the respective cache. The IPU and ALPU processing units (2, 4) may access their associated caches independently under most conditions. When the ALPU performs a write operation to main memory, it also updates the corresponding data in the operand cache and, if contained therein, in the instruction cache permitting the use of self-modifying code. The IPU does not write to either cache. Provision is made for clearing the caches on certain conditions when their contents become invalid.read more
Citations
More filters
Patent
Split embedded DRAM processor
TL;DR: In this article, the architecture of the instruction set, data paths, addressing, control, caching, and interfaces are developed to allow the system to operate using a standard programming model, which can be accelerated either with or without the express knowledge of the processor.
Patent
A method and systems for securing remote access to private networks
TL;DR: In this paper, a method for securing remote access to private networks includes a receiver intercepting from a data link layer a packet in a first plurality of packets destined for a first system on a private network.
Patent
Method and systems for routing packets from a gateway to an endpoint
TL;DR: In this article, the authors propose a method for routing packets from a gateway to an endpoint, which includes the step of associating a private internet protocol (IP) with an endpoint having a public IP address.
Patent
System and method for establishing a virtual private network
TL;DR: In this article, a system and method for establishing a virtual private network (VPN) between a client and a private data communication network is presented, in which an encrypted data communication session, such as a Secure Sockets Layer (SSL) data communications session, is established between a gateway and the client over a public data communications network.
Patent
System and method for performing flash crowd caching of dynamically generated objects in a data communication network
Prabakar Sundarrajan,Prakash Khemani,Kailash Kailash,Ajay Soni,Rajiv Sinha,Saravana Annamalaisami,Bharath Bhushan Kr,Anil Kumar +7 more
TL;DR: In this article, a technique referred to as flash caching is proposed to respond to requests for an object, such as a dynamically generated object, from multiple clients while the object is stored in the buffer.
References
More filters
Patent
Dynamically programmable processing element
Kristine N. Kneib,George Vensko +1 more
TL;DR: In this paper, a dynamically programmable processing element (DPPE) is described, which is a special purpose computer which essentially has a program bus for transmitting and receiving program data from an external source.
Patent
Pipeline data processing apparatus with high speed slave store
TL;DR: In this paper, a pipeline data processor has a store associated with it, and when that stage requires to write data into a specified address within that store, but the data to be written is not yet available, an indication of the address is stored in a special reserved register, so as to permit subsequent accesses to the store without waiting for that data to become available.
Patent
Ring checking hardware
TL;DR: In this article, a ring protection mechanism is proposed to prevent processes from interfering with each other or sharing each other's address space in an unauthorized manner. But it does not addressability is restricted to a segmented memory.
Patent
Fast cache flush mechanism
Josephus Riffe,Rajiv Sinha +1 more
TL;DR: A fast cache flush mechanism includes, associated with the cache, an auxiliary portion (termed a flush count memory) that references a flush counter during the addressing of the cache as mentioned in this paper.
Patent
Instruction cache memory system
TL;DR: In this article, an instruction is transferred to a region from the main data memory in response to a program address and may be executed without waiting for simultaneous transfer of a large block or number of instructions.