Patent
Information processing system and power saving method for the system
Masaya Kato,雅也 加藤 +1 more
Reads0
Chats0
TLDR
In this paper, the authors propose to suppress the power consumption of the whole system by positively generating inactive processors even in a state where the number of tasks is over that of processors, and the other processor is brought into an inactive state so that power source supply for the inactive processor is stopped or a clock frequency is lowered.Abstract:
PROBLEM TO BE SOLVED: To effectively suppress the power consumption of the whole system by positively generating inactive processors even in a state where the number of tasks is over that of processors. SOLUTION: In this information processing system, OS previously knows the resource request quantity of the processors 11 and 12 of the processing unit of each task including OS itself to centralize the group of tasks to the specific processor 11 within a range in which the resources of the processors 11 and 12 are not short (a range in which the sum of the request quantity of the processor resources is not over 100). Thereby, the other processor 12 is brought into an inactive state so that power source supply for the inactive processor is stopped or a clock frequency is lowered. Thereby the power consumption of the whole system is effectively suppressed. COPYRIGHT: (C)1997,JPOread more
Citations
More filters
Patent
Adaptive power control
Sameer Halepete,H. Peter Anvin,Zongjian Chen,Godfrey P. D'Souza,Marc Fleischmann,Keith Klayman,Thomas Lawrence,Andrew Read +7 more
TL;DR: In this article, the authors present a method for controlling the power used by a computer including the steps of measuring the operating characteristics of a central processor of the computer and determining when operating characteristics are significantly different than required by the operations being conducted.
Patent
Power-aware thread scheduling and dynamic use of processors
TL;DR: In this article, power-aware thread scheduling and dynamic use of processors is discussed, where the power state of unparked cores is adjusted in response to the comparison of the core activity and power policy.
Patent
Method, system, and apparatus for improving multi-core processor performance
TL;DR: In this paper, a core rationing logic is proposed to enable cores of a multi-core processor to adhere to various power and thermal constraints, such as power consumption and thermal efficiency.
Patent
Processor system, instruction sequence optimization device, and instruction sequence optimization program
Isao Tanaka,Hiroshi Mizuno +1 more
TL;DR: In this paper, a flag detecting section detects an assignment control flag and a clock control flag added to instruction code to reduce power consumption of a processor system including a plurality of processors without degradation of the processing ability.
Patent
Scheduling in a multicore architecture
TL;DR: In this article, the authors present a scheduling algorithm for determining the most eligible executable transaction for execution in a multilevel scheduler with at least one distribution queue and a plurality of linked individual executable transaction schedulers.