Patent
Interface for use between a memory and components of a module switching apparatus
TLDR
In this paper, the memory bus is a packet-oriented bus, which is composed of processor buses (105) and corresponding control lines; and memory buses (107) with corresponding control line (108).Abstract:
A number of intelligent bus interface units (100) are provided in a matrix of orthogonal lines interconnecting processor modules (110) and memory control unit (MCU) modules (112). The matrix is composed of processor buses (105) and corresponding control lines; and memory buses (107) with corresponding control lines (108). At the intersection of these lines is a bus interface unit node (100). The bus interface units function to pass memory requests from a processor module to a memory module attached to an MCU node and to pass any data associated with the requests. The memory bus is a packet-oriented bus. Accesses are handled by means of a series of messages transmitted by message generator (417) in accordance with a specific control protocol. Packets comprising one or more bus transmission slots are issued sequentially and contiguously. Each slot in a packet includes an opcode, address, data, control, and parity-check bits. Write-request packets and read-request packets are issued to the memory-control unit. The memory-control unit responds with reply packets. A message controller (416), bus monitor (413), and pipeline and reply monitor ( 414), run the memory bus in a three-level pipeline mode. There may be three outstanding requests in the bus pipeline. Any further requests must wait for a reply message to free-up a slot in the pipeline before proceeding. Request messages increase the length of the pipeline and reply messages decrease the length of a pipeline. A control message, called a blurb, does not affect the pipeline length and can be issued when the pipeline is not full. The different messages are distinguished by three control signals (405) that parallel the data portion of the bus. The message generator (417) and interface logic (404) drive these control lines to indicate the message type, the start and end of the message, and possible error conditions. The pipeline and reply monitor (414) and the message controller (416) cooperate to insert a reply to a particular request in the pipeline position corresponding to the particular request that invoked the reply.read more
Citations
More filters
Patent
Integrated circuit I/O using a high performance bus interface
Michael Farmwald,Mark Horowitz +1 more
TL;DR: In this article, the authors present a memory subsystem comprising at least two semiconductor devices (15, 16, 17), including at least one memory device connected to a bus (18), where the bus includes a plurality of bus lines for carrying substantially all address, data and control information needed by said memory devices, where the control information includes device-select information and the bus has substantially fewer bus lines than the number of bits in a single address.
Patent
Code division multiple access (CDMA) communication system
TL;DR: In this article, a closed loop power control system for maintaining a minimum system transmit power level for a radio carrier station and the subscriber units, and system capacity management for maintaining the maximum number of active subscriber units for improved system performance.
Patent
System for using rapid acquisition spreading codes for spread-spectrum communications
Fatih M. Ozluturk,Gary R. Lomp +1 more
TL;DR: In this article, the first long code and the second long code are transmitted at an in-phase (I) and at a quadrature-phase(Q) angle, respectively, on the carrier signal using radio waves.
Patent
Shared resource locking apparatus
TL;DR: In this paper, a hardware lock unit for limiting concurrent use of shared resources, such as segments of a memory, by a plurality of devices such as processors, in a program controlled system is presented.
Patent
Automatic power control system for a code division multiple access (cdma) communications system
TL;DR: In this paper, a receiver receives signals and noise over a frequency spectrum of a desired received signal using code division multiple access (CDMA) and demodulates them to produce a demodulated signal.
References
More filters
Patent
Apparatus of fault-handling in a multiprocessing system
David L. Budde,David G. Carson,Anthony L. Cornish,Brad W. Hosler,David B. Johnson,Craig B. Peterson +5 more
TL;DR: In this article, a crossbar switch is used to pass memory requests from a processor to a memory module attached to an MCU node and to pass any data associated with the requests.
Patent
Intelligent main store for data processing systems
TL;DR: In this article, a data processing system comprising an active and intelligent main store including a main memory, a main store controller for accessing the main memory in a manner allowing different address and data structures, and an auxiliary processor connected to the controller is described.
Patent
Data transfer control system
Seigo Suzuki,Keiji Uemori +1 more
TL;DR: A data transfer control system for controlling data transfer between a processor and an input/output device comprises a multi-layer stack for temporarily storing transfer data, such as a first-in-first-out stack or a last-in firstout stack; first and second up/down counters having a preset function and permitting any designated address at the stack to be varied as discussed by the authors.
Patent
Multi-processor data processing system
Yoshiaki Tokita,Keisuke Okajima +1 more
TL;DR: In this paper, a queue buffer accompanied by an intercommunicating information read/write control unit is used to control the transmission and reception of information between the processors and the queue buffer.
Patent
Computer system with a memory access arbitrator
TL;DR: In this article, an access arbitrator couples the access acknowledge signal to one of the memory utilization devices issuing an access request signal and disables another memory utilization device to issue the address transfer and read/write control information on the two bus control lines.