scispace - formally typeset
A

Alejandro Israel Bautista-Castillo

Researcher at Polytechnic University of Puerto Rico

Publications -  7
Citations -  23

Alejandro Israel Bautista-Castillo is an academic researcher from Polytechnic University of Puerto Rico. The author has contributed to research in topics: CMOS & Silicon photomultiplier. The author has an hindex of 3, co-authored 6 publications receiving 15 citations.

Papers
More filters
Journal ArticleDOI

CMOS Analog Filter Design for Very High Frequency Applications

TL;DR: The methodology for the reconstitution of a given transfer function by means of Signal Flow Graphs (SFG) manipulation in canonical form is proposed leading to a fully differential g m -C biquad filter, whose value is comparable to that of a 7th order elliptic approach and some other 3rd order filters.
Journal ArticleDOI

A compact four quadrant CMOS analog multiplier

TL;DR: In this paper, the design of a very compact four quadrant CMOS analog multiplier is presented, consisting of only four transistors and ten resistors, enabling a very small silicon area consumption.
Journal ArticleDOI

A CMOS Morlet Wavelet Generator

TL;DR: In this paper, the design and characterization of a CMOS circuit for Morlet wavelet generation is introduced, and a prototype in a double poly, three metal layers, 0.5μm CMOS process from MOSIS foundry was carried out to verify the functionality of the proposal.
Proceedings ArticleDOI

The Flipped Voltage Follower as a Super-Regenerative Receiver for Internet of Medical Things

TL;DR: In this article , the synthesis and design of a super-regenerative receiver (SRR) was presented, which is an ultra-low-power RF Transceiver for low-data rate applications.
Proceedings ArticleDOI

First performance evaluation of MexSiC - a readout ASIC for analog SiPM based Cherenkov detectors

TL;DR: In this paper, the authors describe the design process and first evaluation of an application specific integrated circuit for acquisition and processing of silicon photomultiplier originated analog signals, fabricated in a 180 nm commercial CMOS technology yielding information regarding signal triggering time, time over threshold, amount of charge, as well as the digitized original signal shape.