A
Anand Jain
Researcher at National Instruments
Publications - 6
Citations - 24
Anand Jain is an academic researcher from National Instruments. The author has contributed to research in topics: ATML & Automatic test equipment. The author has an hindex of 4, co-authored 6 publications receiving 24 citations.
Papers
More filters
Proceedings ArticleDOI
ATML as a framework for reducing development time and maintenance of next generation test systems
Santiago Delgado,Anand Jain +1 more
TL;DR: This article describes the eight schemas that make up ATML and focuses on the test description and test results schemas to demonstrate how ATSs can use these components.
Proceedings ArticleDOI
Implementing ATML into the Automatic Test System development and execution workflow
Anand Jain,Santiago Delgado +1 more
TL;DR: This paper will propose an implementation of ATML in the A TS development and execution workflow in order to motivate the use of this standard in ATS development and generate discussion in the ATML community.
Proceedings ArticleDOI
An open source software framework for the implementation of an open systems architecture, run-time system
TL;DR: This paper presents the outcome of a UK MoD sponsored development effort to provide a suite of source code that will be made available to contractors employed in the provision of test system software to the MoD and coalition partners.
Proceedings ArticleDOI
Automatic ATML test description translation to a COTS test executive
Anand Jain,Santiago Delgado +1 more
TL;DR: One of the most adopted classes in the ATML standard is Test Description (TD), and organizations are expecting the adoption of the AT ML TD standard to reduce the development and maintenance costs for test program sets (TPSs).
Proceedings ArticleDOI
Using a plug-in model to simplify and enhance ATE test software capabilities
TL;DR: This paper discusses how to decouple the process code from the task code by implementing a Plug-in-based architecture for the test software and demonstrates an implementation of this plug-in based architecture using a COTS test executive.