scispace - formally typeset
A

Anand Rajan

Researcher at Intel

Publications -  46
Citations -  953

Anand Rajan is an academic researcher from Intel. The author has contributed to research in topics: Encryption & Side channel attack. The author has an hindex of 19, co-authored 46 publications receiving 817 citations.

Papers
More filters
Proceedings ArticleDOI

Entropy loss in PUF-based key generation schemes: The repetition code pitfall

TL;DR: It is shown that the combination of PUFs with repetition code approaches is not without risk and must be approached carefully, and a conservative estimation of entropy loss based on the theoretical work of fuzzy extractors is recommended.
Proceedings ArticleDOI

8.1 Improved power-side-channel-attack resistance of an AES-128 core via a security-aware integrated buck voltage regulator

TL;DR: Improved PSCA resistance is demonstrated offered by an on-die all-digital high-frequency IVR in 130nm CMOS for a standard (unprotected) 128b Advanced Encryption Standard (AES) core designed in static CMOS logic.
Journal ArticleDOI

Improved Power/EM Side-Channel Attack Resistance of 128-Bit AES Engines With Random Fast Voltage Dithering

TL;DR: This paper demonstrates the improved power and electromagnetic (EM) side-channel attack (SCA) resistance of 128-bit Advanced Encryption Standard (AES) engines in 130-nm CMOS using random fast voltage dithering (RFVD) enabled by integrated voltage regulator with the bond-wire inductors and an on-chip all-digital clock modulation (ADCM) circuit.
Journal ArticleDOI

Mobile Trusted Computing

TL;DR: The current state of trusted computing solutions for mobile devices from research, standardization, and deployment perspectives are described.
Journal ArticleDOI

Reducing Power Side-Channel Information Leakage of AES Engines Using Fully Integrated Inductive Voltage Regulator

TL;DR: An integrated inductive voltage regulator (IVR) for improving power side-channel-attack resistance of 128-bit Advanced Encryption Standard (AES-128) engines and an all-digital circuit block, referred to as the loop-randomizer, is introduced to randomize the IVR transformations.