scispace - formally typeset
A

André Platzer

Researcher at Carnegie Mellon University

Publications -  218
Citations -  6587

André Platzer is an academic researcher from Carnegie Mellon University. The author has contributed to research in topics: Hybrid system & Formal verification. The author has an hindex of 41, co-authored 209 publications receiving 5815 citations. Previous affiliations of André Platzer include Technische Universität München & University of Oldenburg.

Papers
More filters
Proceedings ArticleDOI

Logics of Dynamical Systems

TL;DR: This work explains hybrid system models, differential dynamic logic, its semantics, and its axiomatization for proving logical formulas about hybrid systems, and briefly survey theoretical results, including soundness and completeness and deductive power.
Proceedings ArticleDOI

On Provably Safe Obstacle Avoidance for Autonomous Robotic Ground Vehicles

TL;DR: This work uses hybrid system models and theorem proving techniques to describe and formally verify the robot’s discrete control decisions along with its continuous, physical motion and formally prove that safety can still be guaranteed despite location and actuator uncertainty.
Journal ArticleDOI

A Complete Uniform Substitution Calculus for Differential Dynamic Logic

TL;DR: In this article, a relatively complete proof calculus for differential dynamic logic (dL) is presented, which is entirely based on uniform substitution, a proof rule that substitutes a formula for a predicate symbol everywhere.
Journal ArticleDOI

Bayesian statistical model checking with application to Stateflow/Simulink verification

TL;DR: It is proved that Bayesian SMC can make the probability of giving a wrong answer arbitrarily small, which is essential for scaling up to large Stateflow/Simulink models.
Journal ArticleDOI

ModelPlex: verified runtime validation of verified cyber-physical system models

TL;DR: ModelPlex is introduced, a method ensuring that verification results about models apply to CPS implementations and a systematic technique to synthesize provably correct monitors automatically from CPS proofs in differential dynamic logic by a correct-by-construction approach, leading to verifiably correct runtime model validation.