A
Angie Wang
Researcher at University of California, Berkeley
Publications - 21
Citations - 1117
Angie Wang is an academic researcher from University of California, Berkeley. The author has contributed to research in topics: Logic optimization & CMOS. The author has an hindex of 9, co-authored 21 publications receiving 1057 citations. Previous affiliations of Angie Wang include Synopsys.
Papers
More filters
Proceedings ArticleDOI
Logic verification using binary decision diagrams in a logic synthesis environment
TL;DR: The results of a formal logic verification system implemented as part of the multilevel logic synthesis system MIS are discussed and it has been possible to carry out formal verification for a larger set of networks than with existing verification systems.
Proceedings ArticleDOI
Timing optimization of combinational logic
TL;DR: An algorithm for speeding up combinational logic with minimal area increase is presented, using a static timing analyzer and a weighted min-cut algorithm to determine the subset of nodes to be resynthesized.
Proceedings ArticleDOI
Reusability is FIRRTL ground: hardware construction languages, compiler frameworks, and transformations
Adam Izraelevitz,Jack Koenig,Patrick Li,Richard Lin,Angie Wang,Albert Magyar,Donggyu Kim,Colin Schmidt,Chick Markley,Jim Lawson,Jonathan Bachrach +10 more
TL;DR: This work hypothesizes that existing hardware construction languages and novel hardware compiler frameworks can put hardware development on a similar evolutionary path by enabling new hardware libraries to be independent of underlying process technologies including FPGA mappings.
Proceedings ArticleDOI
Certified timing verification and the transition delay of a logic circuit
TL;DR: It is shown that the transition delay of a circuit can differ from the floating delay even in the presence of arbitrary monotonic speedups in the circuit, which results in a delay calculation which produces a vector sequence that may be timing simulated to certify static timing verification.
Proceedings ArticleDOI
Multi-Level Logic Simplification Using Don't Cares and Filters
TL;DR: Algorithms to reduce the size of the don't care sets, so that only the portions that will be useful in minimization at each component of the circuit are retained are retained.