C
Chein-Wei Jen
Researcher at National Chiao Tung University
Publications - 105
Citations - 2070
Chein-Wei Jen is an academic researcher from National Chiao Tung University. The author has contributed to research in topics: Very-large-scale integration & Systolic array. The author has an hindex of 21, co-authored 105 publications receiving 2036 citations. Previous affiliations of Chein-Wei Jen include Industrial Technology Research Institute.
Papers
More filters
Journal ArticleDOI
On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture
TL;DR: This work explores the data reuse properties of full-search block-matching for motion estimation (ME) and associated architecture designs, as well as memory bandwidth requirements, and a seven-type classification system is developed that can accommodate most published ME architectures.
Journal ArticleDOI
High-speed Booth encoded parallel multiplier design
Wen-Chang Yeh,Chein-Wei Jen +1 more
TL;DR: A new modified Booth encoding (MBE) scheme is proposed to improve the performance of traditional MBE schemes and a new algorithm is developed to construct multiple-level conditional-sum adder (MLCSMA).
Journal ArticleDOI
High-speed and low-power split-radix FFT
Wen-Chang Yeh,Chein-Wei Jen +1 more
TL;DR: A novel split-radix fast Fourier transform pipeline architecture design is presented to balance the latency between complex multiplication and butterfly operation by using carry-save addition and the number of complex multiplier is minimized via a bit-inverse and bit-reverse data scheduling scheme.
Journal ArticleDOI
The efficient memory-based VLSI array designs for DFT and DCT
TL;DR: Efficient memory-based VLSI arrays and a new design approach for the discrete Fourier transform (DFT) and discrete cosine transform (DCT) are presented.
Journal ArticleDOI
A simple processor core design for DCT/IDCT
TL;DR: This design combines the techniques of fast direct two-dimensional DCT algorithm, the bit level adder-based distributed arithmetic, and common subexpression sharing to reduce the hardware cost and enhance the computing speed.