C
Chen-Han Tsai
Researcher at National Taiwan University
Publications - 18
Citations - 757
Chen-Han Tsai is an academic researcher from National Taiwan University. The author has contributed to research in topics: Encoder & Context-adaptive binary arithmetic coding. The author has an hindex of 10, co-authored 18 publications receiving 740 citations.
Papers
More filters
Journal ArticleDOI
Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder
Tung-Chien Chen,Shao-Yi Chien,Yu-Wen Huang,Chen-Han Tsai,Ching-Yeh Chen,To-Wei Chen,Liang-Gee Chen +6 more
TL;DR: The four-stage macroblock pipelined system architecture is proposed with an efficient scheduling and memory hierarchy, and the prototype chip of the efficient H.264/AVC video encoder for HDTV applications is implemented.
Journal ArticleDOI
Survey on Block Matching Motion Estimation Algorithms and Architectures with New Results
TL;DR: The main idea is quick checking of the entire search range with simplified matching criterion to globally eliminate impossible candidates, followed by finer selection among potential best matched candidates.
Proceedings ArticleDOI
A 1.3TOPS H.264/AVC single-chip encoder for HDTV applications
Yu-Wen Huang,Tung-Chien Chen,Chen-Han Tsai,Ching-Yeh Chen,To-Wei Chen,Chi-Shi Chen,Chun-Fu Shen,Shyh-Yih Ma,Tu-Chih Wang,Bing-Yu Hsieh,Hung-Chi Fang,Liang-Gee Chen +11 more
TL;DR: An H.264/AVC encoder is implemented on a 31.72mm/sup 2/ die with 0.18/spl mu/m CMOS technology and the encoded video quality is competitive with reference software requiring 3.6TOPS on a general-purpose processor-based platform.
Proceedings ArticleDOI
Architecture design of area-efficient SRAM-based multi-symbol arithmetic encoder in H.264/AVC
TL;DR: The first SRAM-based multi-symbol arithmetic encoder was proposed in this paper and achieved high throughput and low cost at the same time.
Proceedings ArticleDOI
Efficient Hardware Architecture for Large Disparity Range Stereo Matching Based on Belief Propagation
TL;DR: This paper eliminates the redundancy of previous BP implementation and proposes an efficient architecture without introducing any delay overhead which is more suitable for large disparity range cases and the hardware complexity is reduced from O(L2) to Llog2 L, where L is the disparity range.