C
Chih-Cheng Hsu
Researcher at National Chung Cheng University
Publications - 12
Citations - 273
Chih-Cheng Hsu is an academic researcher from National Chung Cheng University. The author has contributed to research in topics: Power optimization & Clock network. The author has an hindex of 8, co-authored 12 publications receiving 258 citations.
Papers
More filters
Journal ArticleDOI
Post-Placement Power Optimization With Multi-Bit Flip-Flops
TL;DR: Experimental results show that the algorithms are very effective in reducing not only flip-flop power consumption but also clock tree and signal net wirelength, and the power consumption of the clock network is minimized.
Proceedings ArticleDOI
Post-placement power optimization with multi-bit flip-flops
TL;DR: This paper presents a novel power optimization method by incrementally applying more multi-bit flip-flops at the post-placement stage to gain more clock power saving while considering the placement density and timing slack constraints, and simultaneously minimizing interconnecting wirelength.
Proceedings ArticleDOI
Recent research in clock power saving with multi-bit flip-flops
TL;DR: The advantages of applying multi-bit flip-flops are presented, various MBFF design flows are introduced, key techniques for design optimization with MBFFs are surveyed, and some future research directions in clock power saving with MB FFs are provided.
Journal ArticleDOI
Clock-Tree Aware Multibit Flip-Flop Generation During Placement for Power Optimization
TL;DR: A novel placement flow with clock-tree aware flip-flop (FF) merging and MBFF generation is introduced, and the corresponding algorithms to simultaneously minimize FF power and clock latency when applying MBFFs during placement are proposed.
Proceedings ArticleDOI
In-placement clock-tree aware multi-bit flip-flop generation for power optimization
TL;DR: A novel placement flow with clock-tree aware flip-flop merging and MBFF generation is introduced, and the corresponding algorithms to simultaneously minimize flip- flop power and clock latency when applying MBFFs during placement are proposed.