D
D. H. Habing
Researcher at Sandia National Laboratories
Publications - 6
Citations - 243
D. H. Habing is an academic researcher from Sandia National Laboratories. The author has contributed to research in topics: Ionization & CMOS. The author has an hindex of 5, co-authored 6 publications receiving 223 citations.
Papers
More filters
Journal ArticleDOI
The Use of Lasers to Simulate Radiation-Induced Transients in Semiconductor Devices and Circuits
TL;DR: In this article, it was shown that the transients induced in various types of silicon transistors when exposed to a neodymium laser are essentially identical to those obtained when the transistors are exposed to pulses of 25 MeV electrons from a linear accelerator and 600 kvp flash X-ray machine.
Journal ArticleDOI
Room Temperature Annealing of Ionizatton-Induced Damage in CMOS Circuits
D. H. Habing,B. D. Shafer +1 more
TL;DR: In this article, the effects of ionization on MOS devices as a function of time after exposure to a radiation source are functions of the radiation source and device bias time profiles, supported by a comprehensive series of experiments.
Journal ArticleDOI
A Radiation-Hard Silicon Gate Bulk CMOS Cell Family
TL;DR: In this article, a radiation-hardened silicon gate CMOS two-port standard cell family utilizing a linear array layout topology with six to seven micron design rules and guardbanded n-channel devices has been developed.
Journal ArticleDOI
Anomalous Photocurrent Generation in Transistor Structures
D. H. Habing,J. L. Wirth +1 more
TL;DR: In this paper, the authors present additional experimental evidence concerning the anomalous photocurrent problem and develop a model which explains the observed data in terms of carrier generation and transport processes within the device.
Journal ArticleDOI
Modeling and Radiation Effects Study of an LSI/MOS Logic System
D. H. Habing,B. D. Shafer +1 more
TL;DR: In this article, the authors present the results of a comprehensive modeling and radiation effects study of a p-channel enhancement mode LSI/MOS test chip (TC) specifically designed to allow measurement of discrete device type parameters and responses for circuits constructed from similar devices on a common chip.