D
Derin Harmanci
Researcher at University of Neuchâtel
Publications - 13
Citations - 244
Derin Harmanci is an academic researcher from University of Neuchâtel. The author has contributed to research in topics: Transactional memory & Software transactional memory. The author has an hindex of 10, co-authored 13 publications receiving 243 citations.
Papers
More filters
Journal ArticleDOI
Identifying the optimal level of parallelism in transactional memory applications
TL;DR: A novel hybrid approach is introduced that combines model-driven performance forecasting techniques and on-line exploration in order to take the best of the two techniques, namely enhancing robustness despite model’s inaccuracies, and maximizing convergence speed towards optimum solutions.
Book ChapterDOI
Identifying the Optimal Level of Parallelism in Transactional Memory Applications
TL;DR: A novel hybrid approach that combines model-driven performance forecasting techniques and on-line exploration in order to take the best of the two techniques, namely enhancing robustness despite model's inaccuracies, and maximizing convergence speed towards optimum solutions is introduced.
Book ChapterDOI
Toward a Theory of Input Acceptance for Transactional Memories
TL;DR: This paper formalizes the notion of TM workload into classes of input patterns, whose acceptance helps understanding the performance of a given TM.
Journal ArticleDOI
On the input acceptance of transactional memory
TL;DR: This work introduces the inputacceptance of a TM as its ability to commit transactions, upper-bound the input acceptance of existing TMs and proposes a new TM with higher input acceptance.
Proceedings ArticleDOI
Atomic boxes: coordinated exception handling with transactional memory
TL;DR: Evaluation of a Java language extension for coordinated exception handling where a named abox (atomic box) is used to demarcate a region of code that must execute atomically and in isolation indicates that, in addition to enabling recovery, an atomic box executes a reasonably small area of code twice as fast as when using a failbox.