D
Don Adorian Daane
Publications - 5
Citations - 94
Don Adorian Daane is an academic researcher. The author has contributed to research in topics: Clock signal & Clock skew. The author has an hindex of 2, co-authored 5 publications receiving 94 citations.
Papers
More filters
Patent
Flexible VLSI on-chip maintenance and test system with unit I/O cell design
Judy Lynn Teske,Daniel James Baxter,Don Adorian Daane,Buraian Deeru Boochiyaazu,David Howard Allen,Michael Francis Maas +5 more
TL;DR: In this article, a peripheral cell structure for VLSI chips that requires the use of standard cells having both input and output capability connected to nearly all of the signal carrying pins is described.
Patent
Clock monitor for use with vlsi chips
Judy Lynn Teske,Buraian Deeru Boochiyaazu,Don Adorian Daane,Daniel James Baxter,William George Ehrich +4 more
TL;DR: In this article, the clock skew measurement can be improved by providing a clock monitor pin directly connected to the clock bus internal to the VLSI chip, which can be used to measure clock skew.
Patent
Very large scale integrated circuit chip with clock monitor
Jiyudei Rin Tesuke,Buraian Deeru Boochiyaazu,Don Adorian Daane,Danieru Jieemusu Batsukusutaa,Uiriamu Jiyooji Aaritsuhi +4 more
TL;DR: In this paper, a unit I/O cell design arranged in the periphery connected with each signal pin P constructing serially connected input register and output register, and an additional register flip flop 21 are provided on a serial path.
Patent
Clock distribution on vlsi chip
Judy Lynn Teske,Buraian Deeru Boochiyaazu,Don Adorian Daane,Daniel James Baxter,William George Ehrich +4 more
TL;DR: In this paper, a VLSI chip has a core logic area with a system clock bus CLB to distribute clock signals to the application specific logic in that area, and clock skew is monitored by means of a second pin (P4) connected (at 49) to a point on the bus separated from the connection point of the first pin.
Patent
VLSI chip with test circuitry
David Howard Allen,Daniel James Baxter,Buraian Deeru Boochiyaazu,Don Adorian Daane,Michael Francis Maas,Judy Lynn Teske +5 more
TL;DR: A VLSI chip has a core logic area surrounded by a peripheral zone including a plurality of 1/0 cells through which nearly all signals between the pins and the core logic (CLI, CLO) pass as discussed by the authors.