G
Giora Biran
Researcher at IBM
Publications - 104
Citations - 2305
Giora Biran is an academic researcher from IBM. The author has contributed to research in topics: Adapter (computing) & Remote direct memory access. The author has an hindex of 26, co-authored 104 publications receiving 2295 citations.
Papers
More filters
Patent
Network adapter with embedded deep packet processing
TL;DR: In this article, a host interface device includes host interface logic, arranged to receive from a host processor a frame of outgoing data that includes outgoing header information and outgoing payload data, and to separate the header information from the payload data.
Patent
Barrier and Interrupt Mechanism for High Latency and Out of Order DMA Device
TL;DR: In this paper, a direct memory access (DMA) device includes a barrier and interrupt mechanism that allows interrupt and mailbox operations to occur in such a way that ensures correct operation, but still allows for high performance out-of-order data moves to occur whenever possible.
Patent
Wire speed reassembly of data frames
TL;DR: In this article, a protocol processor is coupled to read and process the header data so as to identify a group of the received packets that contain respective fragments of a data frame, the fragments having a fragment order within the data frame.
Patent
Method and system for native virtualization on a partially trusted adapter using adapter bus, device and function number for identification
Richard Louis Arndt,Giora Biran,Patrick Allen Buckland,Harvey Gene Kiel,Vadim Makhervaks,Renato J. Recio,Leah Shalev,Jaya Srikrishnan +7 more
TL;DR: In this article, the authors present a mechanism for sharing among multiple system images a conventional PCI (Peripheral Component Interconnect) I/O adapters, PCI-X adapters, and PCI-Express adapters.
Patent
Data transfer error checking
TL;DR: RNIC as mentioned in this paper is an RNIC implementation that performs direct data placement to memory where all segments of a particular connection are aligned, or moves data through reassembly buffers where all segment of a particularly connection are non-aligned.