G
Guy C. Wicker
Researcher at Intel
Publications - 55
Citations - 4379
Guy C. Wicker is an academic researcher from Intel. The author has contributed to research in topics: Phase-change memory & Chalcogenide. The author has an hindex of 24, co-authored 54 publications receiving 4376 citations. Previous affiliations of Guy C. Wicker include Energy Conversion Devices & Micron Technology.
Papers
More filters
Patent
Electrically erasable phase change memory
TL;DR: In this article, an electrically erasable phase change memory utilizing a stoichiometrically balanced phase change material was proposed, in which both the switching times and the switching energies required for the transitions between the amorphous and the crystalline states were substantially reduced below those attainable with prior state-of-the-art phase change memories.
Patent
Method to enhance performance of thermal resistor device
Chien Chiang,Guy C. Wicker +1 more
TL;DR: In this paper, an apparatus including a contact on a substrate, a dielectric material overlying the contact, a phase change element overlying it, and a heater element was coupled to the contact.
Patent
Reduced area intersection between electrode and programming element
TL;DR: In this article, the authors proposed a method comprising forming a sacrificial layer over less than the entire portion of a contact area on a substrate, the sacrificial layers having a thickness defining an edge over the contact area, forming a spacer layer over the spacer, conforming to the shape of the first sacrificial surface, removing the edge, while retaining the edge portion, and forming a programmable material to the area formerly occupied by the edge.
Patent
Reduced contact area of sidewall conductor
TL;DR: In this article, a chalcogenide memory element and a contact are coupled to a heater element, and only the first leg portion acts as a conductive path between the contact and the memory element.
Patent
Second-layer phase change memory array on top of a logic device
TL;DR: In this paper, the authors present a computational unit comprising a logic processing device (10), and a memory array (30) deposited on top of and communicating with the logic processing devices.