scispace - formally typeset
H

Hiroyoshi Ishikawa

Researcher at Fujitsu

Publications -  104
Citations -  1106

Hiroyoshi Ishikawa is an academic researcher from Fujitsu. The author has contributed to research in topics: Signal & Amplifier. The author has an hindex of 16, co-authored 102 publications receiving 1102 citations.

Papers
More filters
Patent

Delay controller and delay control method

TL;DR: In this paper, a timing controller (432) is used to determine the delay of the main signal path (from node N via 411, 40 and 431 to 432) in a first step, while a fixed value from switch (421) is applied to the power supply control path, and the main amplifier (40) receives at its input a fixed values from switch(411).
Patent

Distortion compensation controller and distortion compensation control method

TL;DR: In this paper, a distortion correction control apparatus is proposed for compensating for burst distortion of a transmission amplifier caused by a burst of an input signal of the transmission target, where holding means are used to store the distortion correction coefficient having reverse characteristics to the burst distortion.
Patent

Power amplifier apparatus, distortion compensation coefficient updating method, and transmission apparatus

TL;DR: In this article, a power amplifier apparatus that includes a processor that performs a first distortion compensation processing on an input signal using a distortion compensation coefficient to obtain a first signal and an amplifier that amplifies the first signal is described.
Patent

Wireless apparatus and signal processing method

TL;DR: In this article, an error detection unit was proposed to detect a time difference error between the sample timing of the in-phase signal component and the sample timings of the quadrature signal component.
Patent

Distortion compensation apparatus, transmitter, and distortion compensation method

TL;DR: In this paper, a distortion compensation apparatus includes an amplifying unit, a plurality of distortion compensation coefficient storage units, a first address generating unit, an address generator, a second address generator and a distortion compensating unit.