scispace - formally typeset
H

Hiroyoshi Ishikawa

Researcher at Fujitsu

Publications -  104
Citations -  1106

Hiroyoshi Ishikawa is an academic researcher from Fujitsu. The author has contributed to research in topics: Signal & Amplifier. The author has an hindex of 16, co-authored 102 publications receiving 1102 citations.

Papers
More filters
Patent

Power amplification device, distortion compensation coefficient updating method for the same, and transmission apparatus

TL;DR: In this paper, a power amplification device has an amplifier and a distortion compensation section for performing the distortion compensation process of applying beforehand an inverse characteristic of an input-to-output characteristic of the amplifier to a transmission signal.
Patent

Transmitter and transmission method

TL;DR: In this paper, a variable demodulation NCO 49 eliminates the phase difference in the feedback signal caused in the transmitter other than the phase distortion by the amplifier on the basis of this phase difference.
Patent

Quadrature modulator with compensation of I/Q mismatch

TL;DR: In this paper, a quadrature modulator system calculates a first cumulative total based on the inphase component and an in-phase component fedback from the output, and then calculates a second cumulative total using the time difference between the in phase component and the quad rature component.
Patent

Wireless transmission apparatus and distortion compensation method

TL;DR: In this article, a first frequency shift unit that performs a first-fraction shift on a first signal fed back from the amplifier on the basis of carrier frequencies of the multicarrier signal to output a second signal after the first-frequency shift, a band limiting unit, which performs frequency band limitation on the second signal, and a distortion compensation device that compensates nonlinear distortion of the amplifier.
Patent

Signal distortion compensation apparatus and signal distortion compensation method

TL;DR: In this paper, the authors proposed a distortion compensation mechanism for analog-to-digital converters with low bit accuracy and a relatively low operating frequency, in which the analog input signals X1, Xq are processed at a modulation/amplification unit 1 after being multiplied by the distortion compensation coefficient of a distortion compensated storage unit at a multiplier 31, and transmitted as an analog output signal Z.