J
James P. Cohoon
Researcher at University of Virginia
Publications - 66
Citations - 2047
James P. Cohoon is an academic researcher from University of Virginia. The author has contributed to research in topics: Routing (electronic design automation) & Steiner tree problem. The author has an hindex of 22, co-authored 66 publications receiving 1988 citations. Previous affiliations of James P. Cohoon include University of Minnesota.
Papers
More filters
Journal ArticleDOI
Genetic Placement
James P. Cohoon,W.D. Paris +1 more
TL;DR: A placement algorithm, Genie, is presented for the assignment of modules to locations on chips, an adaptation of the genetic algorithm technique that has traditionally been a tool of the artificial intelligence community.
Proceedings Article
Punctuated equilibria: a parallel genetic algorithm
TL;DR: In this article, a distributed formulation of the GA paradigm is proposed and experimentally analyzed, based on two principles of the paleontological theory of punctuated equilibria-allopatric speciation and stasis.
Journal ArticleDOI
Distributed genetic algorithms for the floorplan design problem
TL;DR: In this article, a method of solving the floorplan design problem using distributed genetic algorithms is presented, based on the paleontological theory of punctuated equilibria, which offers a conceptual modification to the traditional genetic algorithms.
Proceedings ArticleDOI
Performance-oriented placement and routing for field-programmable gate arrays
TL;DR: A performance-oriented placement and routing tool for field-programmable gate arrays using recursive geometric partitioning for simultaneous placement and global routing, and a graph-based strategy for detailed routing that optimizes source-sink pathlengths, channel width and total wire-length.
C6.3 Island (migration) models: evolutionary algorithms based on punctuated equilibria
TL;DR: The island model genetic algorithm shows promise as a superior formulation based on considerations from theories of natural evolution and from the efficiencies of coarsegrained parallel computer architectures and is validated through experiments with a difficult very large-scale integration (VLSI) design problem.