scispace - formally typeset
J

Jorge Gonzalez-Lopez

Researcher at IBM

Publications -  21
Citations -  448

Jorge Gonzalez-Lopez is an academic researcher from IBM. The author has contributed to research in topics: Pixel & Polygon. The author has an hindex of 10, co-authored 21 publications receiving 448 citations.

Papers
More filters
Patent

Pipelined lighting model processing system for a graphics workstation's shading function

TL;DR: In this article, a lighting model processing system for a computer graphics workstation's shading function includes multiple floating point processing stages arranged and operated in pipeline, each stage is constructed from one or more identical floating point processors.
Patent

System and method for scaling a digital image

TL;DR: In this article, an interpolator module is configured to magnify the first digital image by a first scaling factor G 1 and then output an intermediate digital image indicative of the magnified first image.
Patent

Interpolated display characteristic value generation

TL;DR: In this paper, a scanning sequence is used to generate pel addresses such that each pel address so generated is contiguous with a previously generated pel address, and the parametric value rate of change in both the X and Y direction is determined, and expressed as an integer value and a remainder quantity.
Patent

Image interpolator for an image display system

TL;DR: In this paper, a bi-linear interpolation algorithm implemented in the form of cascaded one-dimensional interpolation circuits is used for real-time, continuous zoom capability to an image dispaly system.
Patent

Image display processor for graphics workstation

TL;DR: In this paper, a graphics workstation includes a microprocessor (10), a system memory (40) for storing graphics and image (for example, optical scanner) data, and a graphics data processor (20) and an image data processor(80) are connected to receive respective data from the memory and operate to modify the data and apply it to a pair of frame buffers (30, 32) which are interleaved such that while one is applying data to a display device, the other is receiving data from one or both of the graphics data processors.