K
Kangmin Lee
Researcher at KAIST
Publications - 29
Citations - 910
Kangmin Lee is an academic researcher from KAIST. The author has contributed to research in topics: System on a chip & Network on a chip. The author has an hindex of 14, co-authored 29 publications receiving 895 citations.
Papers
More filters
Low-Power Network-on-Chip for High-Performance
TL;DR: In this paper, an energy-efficient NoC is pre-sented for possible application to high-performance system-on-chip (SoC) design, which incorporates heterogeneous intellectual prop- erties (IPs) such as multiple RISCs and SRAMs, a reconfigurable logic array, an off-chip gateway, and a 1.6GHz phase-locked loop (PLL).
Journal ArticleDOI
Low-power network-on-chip for high-performance SoC design
TL;DR: An energy-efficient network-on-chip (NoC) is presented, which incorporates heterogeneous intellectual properties such as multiple RISCs and SRAMs, a reconfigurable logic array, an off-chip gateway, and a 1.6-GHz phase-locked loop (PLL) to achieve the power-efficient on-chip communications.
Proceedings ArticleDOI
A 51mW 1.6GHz on-chip network for low-power heterogeneous SoC platform
Kangmin Lee,Se-Joong Lee,Sung-Eun Kim,Hye-Mi Choi,Dong-Hyun Kim,Sunyoung Kim,Min-Wuk Lee,Hoi-Jun Yoo +7 more
TL;DR: A 1.6GHz on-chip network integrating two processors, memories, and an FPGA provides 11.2GB/s bandwidth in 0.18/spl mu/m 6M CMOS technology supporting globally asynchronous, locally synchronous mode and programmable clocking.
Proceedings ArticleDOI
SILENT: serialized low energy transmission coding for on-chip interconnection networks
TL;DR: A coding method to reduce the transmission energy of the serial communication by minimizing the number of transitions on the serial wire is proposed and the significant energy saving is demonstrated in a multimedia application, 3D graphics.
Proceedings ArticleDOI
An 800MHz star-connected on-chip network for application to systems on a chip
Se-Joong Lee,Seong-Jun Song,Kangmin Lee,Jeong-Ho Woo,Sung-Eun Kim,Byeong-Gyu Nam,Hoi-Jun Yoo +6 more
TL;DR: A 10.8/spl times/6.0mm/sup 2/ prototype chip is implemented with a star-connected on-chip network, supporting plesiochronous communication without global synchronization.