Showing papers by "Kees Goossens published in 1993"

Embedding Hardware Description Languages in Proof Systems

Abstract: The aim of this thesis is to investigate the integration of hardware description languages (hdls) and automated proof systems. Simulation of circuit designs written in an hdl is an important method of testing their correctness. However, due to the combinatorial explosion of possible inputs it is not feasible to verify designs using simulation alone. Formal hardware verification, using a proof system, has tried to address this issue. Whilst some medium-sized designs have been (partially) verified, industrial takeup of formal methods has been slow. This is partly due to the use of specialised, non-standard notations employed in various formalisms. By embedding a hardware description language in a proof system we hope to clarify the semantics of the particular hdl, and present a more standard interface to formal methodologies. We have given a new static structural operational semantics for a subset of the ella hardware description language. The formal dynamic semantics of this subset is based on an existing informal model. We embedded the semantics of this hdl in the Lambda higher-order logic proof system. The embedding allows meta-theoretical results to be proved about this and other semantics. It has been proved that the semantics computes the least fixed point solution of the circuit description. Another semantics which computes a more defined output has also been embedded, and the relationship between both semantics has been proved formally. A number of paradigms such as operational semantics based formal symbolic simulation, formal interactive (top-down and bottom-up) synthesis, formal hardware generators, proved correct transformations and traditional hardware verification are presented as small case studies. However, scaling up of the examples turned out to be difficult, and verification tended to be slow.

The Formalisation of a hardware description language in a proof system: motivation and applications

Abstract: Hardware description languages (hdls) are a notation to describe behavioural and structural aspects of circuit designs. We discuss why it is worthwhile to give a formal semantics for an hdl, and why we have encoded such a semantics in a proof system. We outline the subset of the hardware description language ella which we use, its formal structural operational semantics, and its embedding in the higher-order logic proof system Lambda. Finally we discuss applications of this approach which include the ability to prove results about the simulation mechanism, formal symbolic simulation, various synthesis techniques, and transformational design. Keyword Codes: B.7.2; F.3; I.2.3