L
L. Peterson
Researcher at Princeton University
Publications - 5
Citations - 326
L. Peterson is an academic researcher from Princeton University. The author has contributed to research in topics: Router & One-armed router. The author has an hindex of 5, co-authored 5 publications receiving 325 citations.
Papers
More filters
Proceedings ArticleDOI
OS support for general-purpose routers
L. Peterson,Scott Karlin,Kai Li +2 more
TL;DR: The hardware and software architecture for a general-purpose router that better integrates the router's switching capacity and compute cycles is introduced, and it is expected to result in significantly better scaling properties, and an order of magnitude improvement in performance for packets that require only minimum processing cycles.
Journal ArticleDOI
VERA: an extensible router architecture
Scott Karlin,L. Peterson +1 more
TL;DR: The details of VERA, a virtual router architecture that hides the hardware details from the forwarding functions, are presented and preliminary experiences implementing various aspects of the architecture are reported.
Journal ArticleDOI
An OS interface for active routers
L. Peterson,Y. Gottlieb,Mike Hibler,P. Tullmann,Jay Lepreau,S. Schwab,H. Dandekar,A. Purtell,John H. Hartman +8 more
TL;DR: This paper describes an operating system interface for active routers that allows code loaded into active routers to access the router's memory, communication, and computational resources on behalf of different packet flows.
Proceedings ArticleDOI
A comparative study of extensible routers
Y. Gottlieb,L. Peterson +1 more
TL;DR: This paper evaluates and compares three such systems: Princeton's Scout-based Extensible Router, MIT's Click router, and Washington University's Router Plugins to provide a framework in which these three systems can be studied.
Proceedings ArticleDOI
Extensible routers for active networks
Nadia Shalaby,L. Peterson,Andy Bavier,Yitzchak Gottlieb,Scott Karlin,Akihiro Nakao,Xiaohu Qie,Tammo Spalink,Mike Wawrzoniak +8 more
TL;DR: The architecture is a hierarchical architecture, in which packet flows traverse a range of processing/forwarding paths, and the experiences implementing the architecture across a combination of general-purpose and network processors are described.