scispace - formally typeset
M

M. Itoh

Researcher at NEC

Publications -  33
Citations -  567

M. Itoh is an academic researcher from NEC. The author has contributed to research in topics: Optical switch & Optical fiber. The author has an hindex of 14, co-authored 33 publications receiving 566 citations.

Papers
More filters
Journal ArticleDOI

Demultiplexing of 168-Gb/s data pulses with a hybrid-integrated symmetric Mach-Zehnder all-optical switch

TL;DR: In this article, a hybrid-integrated symmetric Mach-Zehnder all-optical switch was developed for demultiplexing of 168-Gb/s data pulses at a repetition rate of 10 GHz with this switch.
Journal ArticleDOI

Multiple-chip precise self-aligned assembly for hybrid integrated optical modules using Au-Sn solder bumps

TL;DR: In this paper, a three-dimensional high-dimensional self-aligned assembly using stripe-type Au-Sn solder bumps and a micro-press solder bump formation method was developed for optical device assembly in both lateral and vertical directions.
Journal ArticleDOI

Hybrid integrated 4×4 optical matrix switch using self-aligned semiconductor optical amplifier gate arrays and silica planar lightwave circuit

TL;DR: In this paper, a 4/spl times/4 gate matrix switch was developed by employing a newly developed self-aligned multiple chip assembly technique in the hybrid integration of spot-size converter integrated semiconductor optical-amplifier gate arrays and optical fibres on a silica based planar lightwave circuit platform.
Journal ArticleDOI

Hybrid integrated symmetric Mach-Zehnder all-optical switch with ultrafast, high extinction switching

TL;DR: In this paper, a hybrid integrated symmetric Mach-Zehnder (HI-SMZ) all-optical switch is reported, which has a very high dynamic extinction ratio of >20 dB at a switching speed of <4 ps.
Proceedings ArticleDOI

Use of AuSn solder bumps in three-dimensional passive aligned packaging of LD/PD arrays on Si optical benches

TL;DR: In this article, a stripe-type bump bonding technique is employed to attain precise vertical alignment of an LD array chip, achieving a coupling loss as low as -9.5/spl plusmn/1 /spl mu/m.