scispace - formally typeset
N

Nicholas H. Zamora

Researcher at Carnegie Mellon University

Publications -  10
Citations -  478

Nicholas H. Zamora is an academic researcher from Carnegie Mellon University. The author has contributed to research in topics: Wireless sensor network & Frame (networking). The author has an hindex of 6, co-authored 10 publications receiving 471 citations.

Papers
More filters
Journal ArticleDOI

Electronic textiles: a platform for pervasive computing

TL;DR: A look at the synergistic relationship between textiles and computing and identify the need for their "integration" using tools provided by an emerging new field of research that combines the strengths and capabilities of electronics and textiles into one: electronic textiles, or e-textiles.
Journal ArticleDOI

Computation and communication refinement for multiprocessor SoC design: A system-level perspective

TL;DR: The methodology the authors advocate consists of developing abstract application and platform models, followed by application mapping onto the target platform, and then optimizing the overall system via performance analysis, which is critical for optimizing the communication infrastructure in this multiprocessor setup.
Proceedings ArticleDOI

Distributed power-management techniques for wireless network video systems

TL;DR: The analytical framework provided gives an upper bound for the achievable sleep fraction and insight into how adjusting select parameters will affect the performance of the power management policies.
Proceedings ArticleDOI

Coordinated Distributed Power Management with Video Sensor Networks: Analysis, Simulation, and Prototyping

TL;DR: A novel analytical approach is proposed to predict the CDPM policy performance, and it is shown that this analytical method matches the measured power savings in the prototype.
Journal ArticleDOI

System-level performance/power analysis for platform-based design of multimedia applications

TL;DR: It is shown how SANs can be used early in the design cycle to identify the best performance/power trade-offs among several application-architecture combinations.