This expanded and thoroughly revised edition of Thomas H. Lee's acclaimed guide to the design of gigahertz RF integrated circuits features a completely new chapter on the principles of wireless systems. The chapters on low-noise amplifiers, oscillators and phase noise have been significantly expanded as well. The chapter on architectures now contains several examples of complete chip designs that bring together all the various theoretical and practical elements involved in producing a prototype chip. First Edition Hb (1998): 0-521-63061-4 First Edition Pb (1998); 0-521-63922-0

The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES

We demonstrate a fully integrated linear regulator for multisupply voltage microprocessors implemented in a 90 nm CMOS technology. Ultra-fast single-stage load regulation achieves a 0.54-ns response time at 94% current efficiency. For a 1.2-V input voltage and 0.9-V output voltage the regulator enables a 90 mVp-p output droop for a 100-mA load step with only a small on-chip decoupling capacitor of 0.6 nF. By using a PMOS pull-up transistor in the output stage we achieved a small regulator area of 0.008 mm 2 and a minimum dropout voltage of 0.2 V for 100 mA of output current. The area for the 0.6-nF MOS capacitor is 0.090 mm 2 .

Area-efficient linear regulator with ultra-fast load regulation

Systems-on-Chip’s (SoC) design complexity demands a high-performance linear regulator architecture to maintain a stable operation for the efficient power management of today’s devices. Over the decades, the low-dropout (LDO) voltage regulator design has gained attention due to its design scalability with better performance in various application domains. Industry professionals as well as academia have put forward their innovations such as event-driven explicit time-coding, exponential-ratio array, switched RC bandgap reference circuit, etc., to make a trade-off between several performance parameters such as die area, ripple rejection, supply voltage range, and current efficiency. However, current LDO architectures in micro and nanometer complementary metal–oxide–semiconductor (CMOS) technology face some challenges, such as short channel effects, gate leakage, fabrication difficulty, and sensitivity to process variations at nanoscale. This review presents the LDO architectures, optimization techniques, and performance comparisons in different LDO design domains such as digital, analog, and hybrid. In this review, various state-of-the-art circuit topologies, deployed for the betterment of LDO performance and focusing on the specific parameter up-gradation to the overall improvement of the functionality, are framed, which will serve as a comparative study and reference for researchers.

/pdf/cmos-low-dropout-voltage-regulator-design-trends-an-overview-27cqap91.pdf

CMOS Low-Dropout Voltage Regulator Design Trends: An Overview

This paper starts with a comprehensive analysis of the trade-offs among various performance parameters in conventional adaptively biased low dropout regulator (AB-LDO) and then proposes a new structure of output capacitor-less AB-LDO, employing recycling-folded-cascode(RFC) amplifier, to optimize the different trade-offs. With this special structure, the proposed AB-LDO finally achieves faster dynamic response, better linear and load regulation without increasing power consumption. In addition, cascode compensation is employed to bring a wider load range while ensuring loop stability. Finally, the proposed AB-LDO is implemented in 0.18 μ  m CMOS process and experimental results show that a low quiescent current (10–50.25 μ A), good load regulation of 0.48 mV/mA, undershoot of 92 mV and overshoot of 86 mV with high current efficiency of 99.95 % have been achieved.

Design of a capacitor-less adaptively biased low dropout regulator using recycling folded cascode amplifier

The objective of this research was to design a 2.4 GHz class E Power Amplifier (PA), with 0.18um Semiconductor Manufacturing International Corporation (SMIC) CMOS technology by using Cadence software, for health care applications. The ultimate goal for such application is to minimize the trade-offs between performance and cost, and between performance and low power consumption design. This paper introduces the design of a 2.4GHz class E power amplifier which consists of cascade stage with negative capacitance. This power amplifier can transmit 16dBm output power to a 50Ω load. The power gain could reach 96 dBm and the total power consumption was 2.061 W. The performance of the power amplifier meets the specification requirements of the desired.

Low Power SI Class E Power Amplifier for Healthcare Application

In this paper, an internally compensated dual-summed flipped voltage follower (FVF) low drop-out (LDO) regulator is proposed This LDO uses a small miller capacitance (MC) and an active feed-forward compensation (AFFC) to internally stabilize the feedback loop The active feed-forward compensator shifts an RHP zero of the miller capacitance to the load-dependent LHP zero A simple RC high-pass filter enhances the overshoot transient response of the LDO and stabilizes the feedback loop further with increased phase margin This LDO achieves settling time of 110 ns during overshoot and 32 ns during undershoot with edge time of 25 ns 

Dual-summed flipped voltage follower LDO regulator with active feed-forward compensation

A transient enhanced cap-less low-dropout regulator for wide range of load currents and capacitances

An output capacitor-less flipped voltage follower (FVF) low dropout regulator (LDO) with an active feed-forward compensator is presented. A simple compensator which consists of a miller capacitance...

A push-pulled capacitor-less FVF LDO with active feed-forward compensator

A class-E power amplifier with modified driver for WLAN and Bluetooth applications is presented in this paper. It is shown that a parallel class-E power amplifier gives better output power at minimum input power levels compared to a conventional class-E power amplifier. A new modified driver stage is proposed which drives the power amplifier efficiently. Negative capacitance concept is implemented to reduce parasitic capacitances at the driver output node to shape the driver output voltage. The negative capacitance is implemented without external circuit and the driver circuit is fed with less than 5dBm input power at 2.4GHz operating frequency. The power amplifier gain is more than 20dBm with 40% PAE at 2.4GHz. The power amplifier and the modified driver circuitry were implemented in 0.18-µm UMC CMOS technology using Cadence tool.

Design of CMOS class-E power amplifier for WLAN and bluetooth applications

A capacitorless low-drop-out (LDO) regulator with an NMOS pass transistor-based adaptive network to achieve high and constant power-supply rejection (PSR) for varying loads is presented. The propos...

P. Manikandan

Papers

Dual-summed flipped voltage follower LDO regulator with active feed-forward compensation

A transient enhanced cap-less low-dropout regulator for wide range of load currents and capacitances

A push-pulled capacitor-less FVF LDO with active feed-forward compensator

Design of CMOS class-E power amplifier for WLAN and bluetooth applications

High-PSR Capacitorless LDO with Adaptive Circuit for Varying Loads