scispace - formally typeset
P

Peter H. Aaen

Researcher at Colorado School of Mines

Publications -  87
Citations -  945

Peter H. Aaen is an academic researcher from Colorado School of Mines. The author has contributed to research in topics: Transistor & LDMOS. The author has an hindex of 15, co-authored 80 publications receiving 794 citations. Previous affiliations of Peter H. Aaen include National Physical Laboratory & Motorola.

Papers
More filters
Journal ArticleDOI

Smart Modeling of Microwave Devices

TL;DR: This work has described neural networks for microwave modeling and design and demonstrated that neural networks are helpful in developing parametric or scalable models for passive and active microwave devices.
Book

Modeling and Characterization of RF and Microwave Power FETs

TL;DR: In this article, the authors present a comprehensive exposition of FET modeling, and provide a must-have resource for seasoned professionals and new graduates in the RF and microwave power amplifier design and modeling community.
Journal ArticleDOI

Envelope-domain time series (ET) behavioral model of a Doherty RF power amplifier for system design

TL;DR: This paper has generated a model of a 200-W Doherty amplifier from measured IQ data taken using a wideband code-division multiple-access excitation; the amplifier was driven from the linear regime into saturation.
Journal ArticleDOI

Equivalent-circuit modeling and verification of metal-ceramic packages for RF and microwave power transistors

TL;DR: It has been demonstrated that the package effects play an important role in the accurate prediction of the packaged transistor performance.
Journal ArticleDOI

Recent Advances in Theory and Applications of Substrate-Integrated Waveguides: A Review

TL;DR: The use of substrate integrated waveguides (SIWG) for microwave and millimeter wave integrated components has increased dramatically over the last decade as discussed by the authors, and they mimic the performance of conventional metallic WG and they are fabricated using printed circuit boards using the top and bottom metallization with two rows of vias forming the side walls.