P
Philip W. Bullinger
Researcher at AT&T
Publications - 9
Citations - 135
Philip W. Bullinger is an academic researcher from AT&T. The author has contributed to research in topics: Integrated circuit & Boundary scan. The author has an hindex of 5, co-authored 9 publications receiving 135 citations. Previous affiliations of Philip W. Bullinger include SK Hynix & NCR Corporation.
Papers
More filters
Patent
Method and apparatus for bus executed boundary scanning
TL;DR: A boundary scan test circuit for inclusion into ASIC and or VLSI circuits which does not require any additional pads/pins to support full boundary scan functionality is presented in this paper. But it does not use the same buses to transfer test results out of the integrated circuit under test to be interpreted by the test processor.
Patent
Bus executed scan testing method and apparatus
TL;DR: In this paper, the authors present a scan testing method and apparatus for LSI/VLSI integrated circuits which does not require additional pin connections to be dedicated for scan test implementation.
Patent
Peripheral component interfacing system with bus voltage/logic supply comparison means
TL;DR: In this paper, the voltage levels of an external bus are sampled with results stored to adjust both an output driver and an input receiver, and the resulting logic signal levels for the input/output (I/O) interface are maintained within acceptable ranges of the standard I/O signal levels.
Patent
5-volt tolerant bi-directional i/o pad for 3-volt-optimized integrated circuits
TL;DR: In this paper, an I/O PAD circuit design which protects 3 Volt optimized IC functional circuits from damage due to the application of external 5 Volt signals to the IC both while the functional circuit design is powered on and powered off is presented.
Patent
Supply connection integrity monitor
TL;DR: In this article, a monitor circuit detects a significant fault, i.e. one that could falsely switch part of the integrated circuit, and sets a flip-flop to record such an occurrence, in order to prevent it from being cleared by normal diagnostics and error recovery operations.