scispace - formally typeset
T

Thorsten Meyer

Researcher at Infineon Technologies

Publications -  173
Citations -  2623

Thorsten Meyer is an academic researcher from Infineon Technologies. The author has contributed to research in topics: Layer (electronics) & Integrated circuit. The author has an hindex of 25, co-authored 173 publications receiving 2591 citations. Previous affiliations of Thorsten Meyer include Qimonda & Intel.

Papers
More filters
Proceedings ArticleDOI

Embedded wafer level ball grid array (eWLB)

TL;DR: In this paper, Infineon's embedded Wafer level Ball Grid Array (WLB) technology is presented, which allows fitting interconnects onto a so-called fan-out area extending the chip area.
Proceedings ArticleDOI

An embedded device technology based on a molded reconfigured wafer

TL;DR: In this paper, the authors report an innovative embedded device wafer level packaging technology based on a "molded reconfigured 200 mm wafer" where silicon dice are tested, grinded, and diced.
Proceedings ArticleDOI

Embedded Wafer Level Ball Grid Array (eWLB)

TL;DR: In this article, Infineon's embedded Wafer Level Ball Grid Array (WLB) technology, which allows fitting interconnects onto a so-called fan-out area extending the chip area, is presented.
Patent

Semiconductor chip package, semiconductor chip assembly, and method for fabricating a device

TL;DR: In this paper, a method for fabricating a device, a semiconductor chip package, and a semiconducting chip assembly is described, which includes applying at least one semiconductor Chip on a first form element and a second element is applied on a second form element.
Patent

Transfer wafer level packaging

TL;DR: A semiconductor structure and a method for forming the semiconductor structures, including a semiconductor chip and a conductive layer disposed over a portion of the chip, is described in this paper.