T
Tomokazu Yoneda
Researcher at Nara Institute of Science and Technology
Publications - 66
Citations - 651
Tomokazu Yoneda is an academic researcher from Nara Institute of Science and Technology. The author has contributed to research in topics: System on a chip & Design for testing. The author has an hindex of 16, co-authored 66 publications receiving 632 citations.
Papers
More filters
Proceedings ArticleDOI
An efficient scan tree design for test time reduction
TL;DR: A new scan tree architecture for test application time reduction is proposed based on a dynamic reconfiguration mode allowing one to reduce the dependence between the test set and the final scan tree Architecture.
Proceedings ArticleDOI
Partial Scan Approach for Secret Information Protection
TL;DR: A secure scan design method is proposed which protects the circuits containing secret information such ascryptographic circuits from scan-based side channel attacks and guarantees the testability of both the design under test and DFT circuitry, and therefore, realize both security and testability.
Proceedings ArticleDOI
A circuit failure prediction mechanism (DART) for high field reliability
Yasuo Sato,Seiji Kajihara,Yukiya Miura,Tomokazu Yoneda,Satoshi Ohtake,Michiko Inoue,Hideo Fujiwara +6 more
TL;DR: In this article, a novel circuit failure prediction mechanism for high field reliability is presented, in which dedicated test vectors are applied using BIST architecture and embedded ring oscillators are utilized to compensate the measured delay values for temperature or voltage shift.
Proceedings ArticleDOI
A memory grouping method for sharing memory BIST logic
TL;DR: Experimental results showed that the proposed memory-grouping method reduced the area of the memory BIST wrapper by up to 40.55% and the ability to select from two types of connection methods produced a greater reduction in area than using a single connection method.
Proceedings ArticleDOI
Interactive presentation: An SoC test scheduling algorithm using reconfigurable union wrappers
TL;DR: In this article, a reconfigurable union wrapper that can wrap multiple cores into a single wrapper design is presented, which can achieve short test application time with low computational cost compared to the conventional approaches where every core has its own wrapper.